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This technical report is a collection of reprints that describe power buffering. A power 
buffer is a device to interface between a utility source and a load, intended to provide 
dynamic decoupling between the two. In the first such version, an active power factor 
correction rectifier is cascaded with an inverter via a de bus. The energy storage on the de 
bus is sufficient to allow the control of the two circuits to be independent over short time 
intervals. The rectifier, for example, can be controlled to exhibit fixed input resistance 
during a line disturbance, while the inverter continues to support the load. The inverter 
can then be controlled for a gradual recover. This buffers the source from the undesired 
effects of a constant power load, while protecting the load from variations at the source. 
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POWER BUFFER 
The presence of nonlinear loads within a distribution system can create difficulties in 
maintaining stability, especially during supply voltage transients. Constant power loads 
represent a worst-case scenario in which the load current varies inversely with the supply 
voltage. The number of power electronic loads that the utility must supply is ever increasing, 
and hence, so is the constant power loading that the utility must supply increasing. Examples of 
these types of loads include electric drives and power supplies. An electric drive acts ·as a 
constant power load because it actively regulates the speed of the machine it is supplying. Since 
the machine load is constant power, the power supplied to the drive must also be constant 
because the power supplied to the load ultimately comes from the drive input terminals. The 
same holds for power supplies: if the supply voltage is regulated, then it supplies constant power 
to its load, and in turn reflects this constant power characteristic back on the utility. The 
response of the constant power characteristic for each ·or these devices is dependent upon their 
response time to a variation in the utility voltage. Due to the negative incremental impedance 
these loads present to the utility, they can cause oscillation or, as a worst case, voltage collapse 
[1 0, 12]. 
Supply voltage transients can also have detrimental effects upon a load. For instance, 
many loads such as electric drives will shut down if their supply voltage falls too low [13, 14]. 
In addition, any changes in an inverter or power supply load are directly reflected on the utility 
with response time of the particular inverter or supply. 
The power buffer is an interface device between a source anq .load that is used to alter the 
effective loading characteristic presented to the source and to shield the load from source 
transients [40-42]. This is accomplished by using an energy storage element such as a capacitor 
or battery. In general, the power buffer is used to dynamically decouple the source from the load 
and vice versa. The general structure of the power buffer is shown in Figure 10 where V;n is the 
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source voltage, and Proad is the power draw of the load. The power buffer presents a variable 
impedance loading characteristic to the distribution source, whereas the real power absorbed by 
the buffer PE is supplied to the energy storage element. Note that no restriction has been 
imposed on the distribution source as to whether it is ac or de; it ~ould be either. 
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Figure 10: General power buffer structure. 
Since the energy balance between the source and load must be fulfilled in the long run, it 
is required that 
. . 1 T . 1 T 
(E)= hm- J(PE ( r)- ~oad )dr = 0 => hm- JPE ( r)dr = ~oad 
T-+ao T T-+ao T 
0 0 
(18) 
where it is assumed that the buffer is lossless and P1oad is constant. Even though the power buffer 
temporarily alters the effective impedance of the load, in the long run the buffer still presents a 
c.onstant power load to the distribution source given the ultimate load is constant power. The 
length of time that the buffer can emulate a given impedance is directly dependent upon the input 
voltage, the load power, and the capacity of the storage element. In general, the following is true 
r. 
AE= J(PE(r)-~oad)dr (19) 
0 
where Ts is called the sustaining time, and AE is the effective storage capacity. 
The power buffer sustaining times during a step change in the input voltage will now be 
quantified for the constant resistance and constant current input cases. The constant current case 
is detailed first. Consider the case where the storage element used is a capacitance and let the 
front-end converter be lossless. Assume that the capacitor voltage can change by an amount of 
±A Vdc· The change in the capacitor energy is given by 
(20) 
where Vdc is the initial capacitor voltage, and C is the storage capacitance. The amount of time 
that a constant current input can be maintain can be expressed as the allowable change in 
capacitor energy over the power mismatch between input and load: 
(21) 
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where the voltage and current magnitudes are used, and the prime indicates the value of a 
particular quantity before the input voltage disturbance. For this case, the input current is 
constant, so 1;n = lin . If the system was operating in steady-state before the step change, the 
input power matched the load power, and 1;n = ~oad /V;: .. where V;: was the initial input voltag~. 
Substituting this expression for the current into (21) yields 
fl.T = 1 C(2Vdc + fl.Vdc )l:l.Vdc ~ - CVdcfl.Vdc 
cc 2 P, (1 V;n / ) P, (1 V;n / ) load - /V;: load - /V;: (22) 
Derivation of the sustaining time for the constant resistance case is similar. If R;n is the 
equivalent input resistance during a step change in input voltage, the sustaining time can be 
expressed as 
fl.T = till c 
cr ~oad- P;n P. _v%.; 
load R. 
In 
Assuming a steady-state condition beforehand, the equivalent input resistance is given by 
TT' 2 
R. = !.i!!_ 
In P. 
load 
. (23) 
(24) 
(25) 
As expected, the sustaining time for the constant current case is longer than that for the constant 
resistance, the ratio of times being 
1-v;; 
-~~-~V:-=:;~~2 = 1 + V;n 
1 V:~. V' 
- V/ m 
in 
(26) 
Figure 11 shows the constant current and constant resistance sustaining times for a 
specific example. The output capacitance is 0.01 F, the nominal input voltage is 120 Vnns, the 
initial capacitor voltage is 200 V, and the load 1 kW. 
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The analysis is similar even if the change in input voltage is not a step; however, the 
sustaining times must be computed using (19). Note that these results also apply for a three-
phase input voltage and for a de power buffer. 
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Figure 11: Power buffer sustaining times vs. change in input voltage for constant 
resistance and constant current cases. 
4.1 Direct Current Power Buffer 
The de power buffer will be considered here as a prelude to the ac buffer because of its 
simplicity and ease of understanding. The buffer can be constructed using several converter 
topologies, but only the boost configuration will be presented here. The circuit diagram for the 
boost converter is shown in Figure 12. Given a particular input voltage V;n, the input current of 
the converter must be controllable in order to generate a specific impedance at the converter 
terminals. Using the averaged model, the state equation for the input current is given by 
L dlL =V;n -(1-d1(t))vc -RlL (27) dt 
where the overbar indicates a moving average [ 43-46] as defined in Appendix A. Solving for the 
input current yields 
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(28) 
As long as the time-constant of the input filter Ll R is sufficiently fast, the current can be 
controlled by using a simple PI controller to adjust d1 (t): 
I 
d1 (t) = k P (iref -ZL (t) )+ k; J(iref -lL (r) }ir (29) 
0 
Figure 12: A de power buffer based on a boost topology. 
Current control provides the ability to modify the input characteristic of the boost 
converter in any manner desired. For instance, the input can be made to look like a constant 
resistance or posses a constant current characteristic temporarily. 
4.2 PFC Rectifier as a Power Buffer 
This section considers the use of a PFC rectifier with a front-end diode bridge to create a 
single-phase ac power buffer. The most common PFC single-phase rectifier for low-power 
applications is built by following a front-end diode bridge by a boost converter as shown in 
Figure 13 [47, 48]. The PWM voltage Vpwm(t) is given by 
V pwm (t) = q2 (t)v1oad = {1- q1 (t))v1oad (30) 
In the case of ideal diodes, the input voltage to the boost stage is given by lv;n (t)l. Power factor 
correction at the rectifier input therefore requires the moving average inductor current to be of 
the form 
(31) 
This current is governed by 
d~ I I - 7 L-= V;n(t) -Vpwm -RzL 
dt 
(32) 
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Figure 13: Power structure of the conventional PFC rectifier. 
Intuitively, it is desired that the phase displacement between lL (t) and V;n(t) be very 
small, therefore L must be small. With this in mind, L can be regarded as a singular perturbation 
parameter [ 49]. This reduces (32) to 
0 = lvin (t)l- V pwm - RzL (33) 
Solving (33) for vpwm (t) and equating with the moving average of (30) yields 
vpwm (t) = (1- d1 )v1oad = lv;n 1- Rlin = V0 Ieos( ax~-R/0 lcos(mt ~ (34) 
where d1(t) is the duty ratio of the controlled switch, and the inductor current and bridge voltage 
are assumed in phase since the reactive impedance of L is much smaller than the series 
resistance. The voltage provided by the front-end bridge contains a de component, and an ac 
fundamental whose frequency is twice that of the bridge input. With this in mind, the 
requirement for a small phase-shift due to the input filter states that 20JL << R. The control is 
effected via q1(t), so (34) must be solved for dt(t) as follows 
d1 =1 Vo_-RI0 1cos(mt~=1-kdlcos(mt~ (35) 
vload . 
where kd is termed the depth-of-modulation, and determines the magnitude of the inverse of 
v pwm (t) , and hence, directly controls the current magnitude. The load voltage is regulated using 
a PI control law of the form 
t 
kd(t) = kP(vref -v1oad(t))+k; J(vref -v1oad(r)}ir (36) 
0 
where Vrefis the reference output voltage, and kp and k; are the PI multipliers. 
Under the assumption that the series inductance L is small, the input current will be 
nearly in phase with the input voltage. However, to ensure that the converter operates in 
continuous conduction mode, the switching frequency must be high. This is typically the case 
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for lower power PFC rectifiers of this type. For higher power applications, the switching 
frequency is lower to reduce switching losses, requiring that the inductance be larger to ensure 
continuous conduction. In this case, the inductive reactance must be taken into account, and the 
PWM voltage phase adjusted to guarantee unity_power factor at the input. 
4.3 Inverter as a Power Buffer 
The power buffer of this section takes advantage of the bidirectional power flow 
capability of a bridge inverter [ 40]. In fact, the buffer power stage is simply a reversed inverter. 
The only difference between the two is a control modification. Before beginning the discussion 
of the power buffer, it is useful to digress slightly and explain the operation of a bridge inverter. 
4.3.1 The single-phase inverter 
The circuit diagram for the power stage of the single-phase bridge inverter is shown in 
Figure 14. Here the input is a de voltage source and the load is an RL series combination. The 
load voltage can be written in terms of the switching functions as 
(37) 
Assuming that the inverter uses two-level PWM modulation, meaning that the load voltage is 
either +Vdc or -Vdc, {37) can be simplified as 
v pwm = {q1 - q 2 )Vdc = {2q1 -1)Vdc (38) 
where q1 = q11q22, q2 = q12q2~, and q1 = l-q2. Now, using the averaged model, and realizing that 
the time-average ofvpwm should be sinusoidal, (38) can be written as 
V0 cos{mt} = {2d1 -1)Vdc (39) 
where d 1(t) is the moving-average of qt(t). Solving for the duty ratio dt(t) yields 
d1 (t) = .!_[~cos{mt )+ 1] 2 vdc (40) 
where 1 ~ Vo!Vdc~ 0 is the depth-of-modulation. If the duty ratio d1(t) is modulated in this way, 
the average load voltage will be sinusoidal with amplitude Vo. In the end, it is the switching 
function q1(t) that is needed to drive the inverter. It is usually constructed using a triangle 
comparison method where a triangle-wave at the desired carrier frequency is compared with the 
duty ratio d 1(t). When the duty ratio function dt(t) is above the triangle-wave, q 1 = 1, and when 
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the duty ratio is below the triangle-wave, q1 = 0. Since the triangle-wave amplitude varies 
linearly with time, the on-time of q1 (t) varies proportionately to dt (t). 
ide 
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Figure 14: Circuit diagram for the single-phase bridge inverter. 
The state equation for the load is 
L dlroad - R 7 load dt = V pwm - load lload (41) 
and if the load time constant L1oadl R1oad is much greater than the switching period, the load current 
will be approximately sinusoidal. It is assumed that the switching frequency is much larger than 
the desired fiuidamental of the load frequency. Under these assumptions, the PWM process acts 
a gain on the lower load frequency components [43]. 
Although the derivation is not discussed here, the three-phase inverter model is 
constructed in the same fashion. There are a few differences, however. The phase voltages of 
the three-phase bridge inverter have a peak amplitude one-half that of the de input voltage. In 
addition, since the Y -connected RL load represents a cutset of inductors, the load actually has 
only two independent states. Care must be taken to ensure this situation is handled properly in 
simulation.· 
4.3.2 The single-phase active bridge rectifier as a power buffer 
A typical single-phase active bridge rectifier is shown in Figure 15 where V;n(t) is an ac 
voltage source, the RL series combination of Rs and Ls form an input filter, the capacitance C acts 
as an output filter, and R1oad represents a general load, not necessary linear. Note that this circuit 
has the same basic structure of the single-phase inverter, only reversed [50, 51]. The input filter 
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was the load of the inverter, and the output capacitance serves as what was the input source to 
the inverter. 
+ 
lpwm 
Rzoad lzoad 
+ Vic 
Figure 15: Single-phase active bridge rectifier. 
The state equation for the input filter inductance is 
(42) 
where, once again, two-level PWM is assumed, and qt(t) is defined as it was for the inverter. 
Since the input voltage is sinusoidal at frequency m, the time-average voltage vpwm (t) should 
have a fundamental at min order for power transfer from the source to occur. The duty ratio 
d1 (t) can be modulated as in ( 40) to make the moving average vpwm (t) sinusoidal so long as the 
time-constant L/ Rs is much greater than the switching period. 
In order to create a rectifier with a PFC input and output voltage control, control of the 
input current, including both amplitude and phase, must be accomplished in some manner. 
Assuming the input filter time-constant is much greater than the switching period, all frequency 
components except the fundamental will be attenuated, and the circuit can be placed in phasor 
form as shown in Figure 16. The series reactance is Xs = aiLs. 
,..., 
fi,wm 
Figure 16: Input RL filter for the bridge rectifier. 
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The power buffer control for a resistive input will be discussed first, and reactive power 
control will be considered in the next section. In order to simplify the arithmetic, consider the 
complex power entering from the source aji"er the resistance Rs 
V: 2 ~~ 12 IV;: llvpwm I IV;; llvpwm I 
= -J· __!!!..__ + I . R + 1· cos(-A. ) - sin(-A. ) X m s X 'f'pwm X 'f'pwm 
s s s 
(43) 
where V;; = fl;n - Rs'i;n. A unity power factor means that the reactive power is zero 
(44) 
Solving for 4wm yields 
-~( IV;: I J -~(IV;n -RsY;niJ ¢~'""' =-cos IV .... I =-cos IV ..... I (45) 
Equation ( 45) gives the phase angle of Vpwm relative to Vin that will ensure a power factor 
corrected input. Note that in the case where Rs is small, as it is in many cases, ( 45) reduces to 
-~( jvin I J ¢~'""' =-cos IV -I (46) 
This condition on the phase angle provides the means for a PFC input, but it does not give a 
means for current control. Input current magnitude control is also necessary. 
Begin by writing the loop equation for the filter of Figure 16 as follows 
,..... k d vdc ,..... ,..... ( . ) 
vpwm = .J2 Lt/Jpwm = vin -lin Rs + jXS (47) 
where kd is the depth-of-modulation V0 I vdc • When this is solved for kd, the .result is 
IV;n -Jin (Rs + jXs ~ k d = ..:......_----,----....,.....-------.!. ~~Lt/Jpwml (48) 
where, noting that kd is real, the magnitude of the right side has been taken. Since the input is 
power factor corrected, ( 48) can be simplified as 
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(49) 
The independent variable on the right-p.and side is the input current magnitud~, which provides a 
method for current control. In ( 4 7), both the phase angle and the amplitude of v p~m are -
determined. The phase angle is provided by the power factor correction constraint, and the 
desired input current magnitude gives the amplitude of vpwm. 
The above derivation supplies a method of creating a constant current input 
characteristic. It is a simple extension to construct a control for making the input look like a 
constant resistance. Using Ohm's law, expression (50) for the input current is substituted into 
( 49), offering a means for controlling the equivalent input resistance. 
I~ ,_,fl;nl [. -m R. 
In 
(50) 
The denominator R;n will be the equivalent resistance looking into the filter from the source side. 
The equivalent input resistance can be continually adjusted to maintain the energy 
balance between the source and load while the input source voltage is within acceptable limits. 
If the source voltage sags or spikes, it would be advantageous to hold the equivalent input 
resistance R;n constant until the voltage returns to normal. It might also serve just allowing R;n to 
vary slowly compared to the source and load dynamics. Both· cases will be shown to be useful in 
the next chapter. 
4.4 Reactive Power Control 
Section 4.3 presented a means by which a power buffer with a constant resistance input 
could be constructed. Although a load that looks like a constant resistance is beneficial during 
source voltage transients, it would also be useful if the buffer could supply or absorb reactive 
power in steady-state by using an equivalent complex input impedance. The equivalent input 
impedance of the buffer in this case is complex. The real part of the impedance determines the 
real power flow, and the complex component affects the reactive power flow. There is no 
restriction against this so long as the de-link capacitor voltage has sufficient headroom and the 
current ratings of the bridge are adequate. 
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The equivalent circuit of Figure 18 is now constructed to model the desired impedance of 
the buffer at its input terminals. The reactance X;n can be either positive or negative. The real 
and reactive power into this circuit are given by 
where Z;n = R;n + }X;n . Define the two real voltages 
Vx = lvpwm I cos(-¢ pwm) = Re(vpwm) 
vy = lvpwmlsin(-¢pwm )= Im(vpwm) 
~n 
Figure 18: Equivalent input impedance for the power buffer. 
(57) 
(58) 
(59) 
The variables Vx and Vy will now be solved for using the two equivalent circuits for the power 
buffer input. Essentially, this means finding Vx and Vy such that Ps+ }Qs is the complex power 
drawn by the load impedance zin. Equating (55) and (56) with (57) and (58), respectively, and 
substituting (59) into the result yields 
(60) 
Premultiplying by the inverse of the matrix on the left-hand side gives expressions for Vx and Vy 
as follows 
(61) 
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Consider the power buffer input filter of Figure 16 again, and write the complex input 
power as 
il;nv;wm 
Rs-jXs 
(51) 
Multiplying on top and bottom on the right-hand side of (51) by the complex conjugate of the 
denominator Rs + jXs, and defining the input filter impedance as 
zs =Rs + jXs (52) 
the following expression for the complex power is obtained 
(53) 
Splitting the voltage Vp.wm into its real and imaginary components, (53) becomes 
(54) 
where the PWM voltage Vpwm is defmed as 
V pwm =IV pwml(cos¢pwm + fsin¢pwm) 
Expanding (54) and rearranging terms yields expressions for the real input power to the buffer Ps 
and the reactive power Qs: 
P, = ~in 2 [R,Vin - R, IV -I cos{-¢,....)- X, IV ..... I sin(-¢ pw..)] 12~1 
Q, = ~in 2 [x,Vin -R,IV -lsin{-¢_)-x.IV -Ieos(-¢._)] lzinl . 
The equivalent circuit for these equations is shown in Figure 17. 
Figure 17: Equivalent complex power input for the power buffer. 
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(55) 
(56) 
(62) 
The magnitude and phas~ of th~ PWM voltage Vpwm needed for t~e in~erter ~e given by 
(63) 
(64) 
It is clear that the controller for the complex power buffer is much more complicated than 
that for the real power buffer, at least when an exact solution is required. Simplification of the 
controller for the complex case could be achieved in a method analogous to the synchronous 
generator. The phase angle of Vpwm could be adjusted to control the real power. This is done 
with a generator setup by changing the shaft torque. The magnitude of Vpwm could be used to 
control the reactive power into the buffer much in the way the field voltage of the generator is 
used to modify its internal voltage, and hence the reactive power at its terminals. 
The theory of the power buffer has been developed in this chapter. The next chapter will 
provide experimental and simulation results validating the concepts developed here. The means 
by which the PEBB methodology facilitates the construction and use of the power buffer will 
also be discussed. 
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POWER BUFFER APPLICATIONS 
This chapter presents several practical applications of the power buffer. The first 
example is the use of a power buffer with a slowed response to prevent oscillation in a 
distribution system supplying constant power loads. The second section describes the 
construction of a slowed response buffer by modifying a conventional PFC rectifier. The 
complex power buffer is then used for load decoupling and power factor correction. The 
examples include simulation or experimental results for concept validation. 
5.1 Oscillation Due to Constant Power Loads 
Distribution systems ideally have a very low equivalent impedance so that they look like 
ideal sources to the loads they supply. Despite this, all real sources have a finite positive 
resistance associated with them. If the loads present a constant power characteristic to the supply 
system, instability can be result if the source impedance is too low [10, 11, 52]. Before going 
further, it is necessary to examine the impedance characteristic of a constant power load in detail. 
Passive loads such as resistors and inductors have what is termed a positive incremental 
resistance; the partial derivative of their terminal voltage with respect to current is positive. The 
incremental impedance represents the linearized impedance function at a given operating point 
making it directly dependent upon the system operating point. Consider a resistor: its terminal 
voltage and current are related by Ohm's law 
vR(iR) = RiR 
Taking the partial derivative of VR with respect to iR yields 
OvR(iR) = R > 0 
8iR 
In other words, if the terminal voltage changes, the terminal current changes in proportion. 
(65) 
(66) 
A constant power load on the other hand has a negative incremental resistance. A 
constant power load is described by 
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iv = P = constant 
Taking the partial derivative of the terminal voltage with respect to the current gives 
av=-p<O 
8i i 2 
(67) 
(68) 
Equation (68) states that the terminal current varies inversely with the input voltage with a 
scaling factor dependent upon the load power and the current. 
As an example of how the negative incremental input impedance arises in conjunction 
with power converters, consider again the boost converter circuit of Figure 12. The averaged 
state equations for this circuit and the duty ratio control law are listed in (69)-(71) where RL is an 
attached load resistance. 
L d[L = V;n + (1- dt (t))vc 
dt 
C; =(1-d1(t))IL -~L 
t 
d1 (t) = kP (vref -vc(t) )+ k; J(vref -vc (r) }tr 
0 
(69) 
(70) 
(71) 
To calculate the incremental input impedance, the state equations must first be linearized about a 
nominal operating point yielding [30, 53] 
L d~ = V;n - (1- Dl(nom) )vc + 'J. (t)Vc(nom) 
dt 
cave = (1- Dl(nom) K -vc /R - dl (t)l L(nom) 
dt /RL 
(72) 
(73) 
where the nominal values are indicated by the subscript. Placing the linearized state equations in 
Laplace form and solving for transfer function from IL(s) to V;n(s) gives 
v.. LCs' + L((RL -I L(•om)k p} 2 + [(1- Dl(•om) r + (1- Dl(•om) rc(•om)k p - k,I L(•omJ + (1- Dl(Mm) }kxc(•om) 
JL = Cs2 +((RL -JL(•om)kp )s-k,JL(•om) 
(74) 
Making kp and k; in the control law of (71) equal to one, and multiplying the right-hand side of 
(71) by the constant k allows the input impedance of the converter to be evaluated against the 
effective loop gain k. The bode plot of the converter input impedance fork= {1, 0.1, 0.01} is 
shown in Figure 19. With the loop gain multiplier k equal to one, the input impedance 
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magnitude is greater than one and the phase is 180 o for low frequencies. As the gain is 
decreased, the impedance magnitude decreases and the phase nears zero at low frequencies. It 
will now be shown that the negative impedance characteristic of closed-loop controlled power 
copverters can ~nteraci with input filters or the source impe~ance to cause instability, and how 
lowering the converter loop-gain or response bandwidth can alleviate this problem. 
Bode Diagrams 
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Figure 19: Bode plot for the small-signal boost converter model input impedance with 
k = {1, 0.1, 0.01}. 
Consider the circuit shown in Figure 20 with ac voltage source Vs and load Rr. The RLC 
circuit of Rs, Ls, and Cs, models any line filtering and the source impedance. In phasor form, the 
source current can be expressed as follows [10] 
(75) 
where s = j (J). If the load impedance Rr is positive, then all the coefficients in the denominator 
are positive, resulting in a stable system. However, if Rr is negative, the potential exists for the 
one or more of the denominator coefficients becoming negative, possibly resulting in right-hand-
plane poles. 
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Figure 20: Circuit diagram of the distribution source, line impedance and load. 
A comparison is now made between a conventional three-phase PFC rectifier and a 
power buffer with a slower response, both represented by R1 and supplied by the distribution 
system of Figure 20. Both setups supply a 1000 W load. The relevant system parameters are 
listed in Table 1. The resulting magnitude of Vioad, the voltage across R1, as function of time for 
both cases is shown in Figure 21 in the synchronous reference frame. The top plot is the voltage 
response using a conventional PFC rectifier, and the bottom plot is the response with the power 
buffer in place. The phase currents supplied to the rectifier and power buffer are shown in 
Figure 22 in the synchronous reference frame. Once again, the top plot corresponds to a 
conventional rectifier, and the bottom plot to the power buffer. It is clear from the plots that the 
power buffer stabilizes the system. However, the system with a conventional PFC rectifier 
interface is obviously unstable, possessing a growing oscillation. It will become stable if the 
source's series resistance is increased to 0.3 n to compensate for the negative incremental 
impedance provided by the rectifier. The system with the power buffer interface is stable with a 
series resistance of less than 20 mn, directly demonstrating that the power buffer has greater 
incremental impedance than the conventional PFC rectifier. As was shown above using the 
voltage controlled boost converter example, the eigenvalues of the system are dependent upon 
converter operating point and are therefore difficult to evaluate. In this case, it is particularly 
difficult because of the large variation in the converter duty ratio. 
Not only does the buffered system lower the line-loss by allowing the series resistance to 
be reduced, but it also eases the design burden by allowing the source resistance to become very 
low before the onset of instability. As will be shown later, this type of buffer can be constructed 
by simple modification to a conventional PFC rectifier. 
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Table 1: Parameter values for the three-phase power buffer example. 
Parameter Value 
Input phase voltages ( Vs) 85 Vat 60Hz 
Filter inductance (Ls) - 20 till 
Filter capacitance ( Cs) ~ 1 J.LF 
-
Series resistance (Rs) 0.25Q 
Load power 1kW 
150 
~ 140 Constant power 
Cl> 
~ 130 
~ 120 Cl> 
~ g 110 
(/) 
100 
0 0.1 0.2 0.3 0.4 0.5 
lime (s) 
150 
~ 140 
Power buffer Cl> 
~130 
~ 120 
tVV"v" Cl> ~ g 110 
(/) 
100 . 
0 0.1 0.2 0.3 0.4 0.5 
lime (s) 
Figure 21: Source voltage (after filter) for the constant power load and the buffered 
constant power load cases. 
5.2 Power Buffer from a Modified PFC Rectifier 
Two versions of the circuit in Figure 13 were constructed and used for experimental 
comparison in this section [ 40]. The first one has a very fast response as with a conventional 
PFC reetifier. The second uses a larger storage capacitance C and its response is much slower, 
creating a simple power buffer whose task is to decouple the source and load dynamics. The 
responses of these two configurations will be recorded to a step change in input voltage and a 
step change in load. 
The steady-state input voltage and current for the PFC rectifier are shown in Figure 23 
where the top plot is the voltage and the bottom plot is the current. Note that the current 
waveform is slightly distorted near zero due to the finite gain of the boost converter. Both the 
conventional PFC rectifier and the power buffer have constant power loads in the form of a 
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voltage-regulated buck converter. The rectifier and buffer are both protectively fused at the ac 
source. For the first example, both systems are subjugated to a step in the input voltage from 
nominal to 75% of nominal. Because of the constant power loading, the fuse will blow as the 
current approaches its steady-sf~.te value of 133% nominal. _For the conventional PFC rectifier, 
' -
fuse failure takes place quickly in about 0. 7 s as shown in Figure 24. The fuse survives . for 
approximately 18 s for the power buffer case as Figure 25 demonstrates. The power buffer gives 
over a 20-fold time increase for dealing with line voltage contingencies, allowing additional time 
for line voltage recovery, or for load shedding or other preventive measures. The survival time 
of the source fuse is directly proportional to the size of the output capacitance; if it is made 
larger, the response of the rectifier can be made slower. Note that the response cannot be made 
arbitrarily small without increasing the output capacitance because the load must be supplied. 
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lime (s) 
Figure 22: Source current (after filter) for the constant power load and the buffered 
constant power load cases. 
The next experiment us~s the same two rectifier configurations with a significant step 
change in load. The step in load is more than enough to cause the fuse to fail and could, in a 
practical setting, represent a stalled machine. Figure 26 shows the survival times for the fuse for 
both cases. With the conventional PFC rectifier, the fuse lasts for 1.3 s, and with the power 
buffer, for 7.6 s. In this case, the power buffer provides a fivefold increase in the length of time 
given to deal with a load fault. Figure 27 shows the input current responses for both 
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configurations as the load is stepped. The input current of the conventional rectifier rises sharply 
and overshoots, while that for the power buffer makes a slower, overdamped transition to the 
new steady-state current value . 
. This example demonstrates how a conventional PFC 'rectifier can be used to construct a 
. . . . . 
specific type of power buffer. The only difference between the two rectifiers is the increase in 
output storage and the slower response. In theory, the two versions could be one and the same, 
being programmable to deliver the type of response required by the user. A user-programmable 
component would fit well in the PEBB framework. The storage .device, be it a capacitor, battery, 
or other, would be sized to fit the application at hand. 
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Figure 23: Input voltage (top) and current (bottom) for the PFC rectifier. 
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Figure 24: Fuse survival time for a conventional PFC rectifier after a step in input voltage. 
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Figure 25: Fuse survival time for the power buffer after a step in input voltage. 
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Figure 26: Fuse survival times for the conventional PFC rectifier (CP) and the power 
buffer (PB) after a step change in load. 
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Figure 27: Input current responses for the conventional PFC rectifier (CP) and the power 
buffer (PB) after a step change in load. 
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5.3 Application of the Complex Power Buffer 
The single-phase complex power buffer will be considered in this section for load-source 
decoupling and for power factor correction of any additional loads connected to a common 
. source. The ,setup is shown in Figure 28 where the additional load's are modeled as a series RL 
filter. The power buffer supplies a voltage controlled single-phase inverter. Since the inverter is 
voltage controlled, it acts as a constant power load. The equivalent input resistance of the buffer 
is controlled to maintain a voltage of 400 V across the de-link capacitor. The input reactance is 
controlled using a correlation controller to bring about power factor correction at the source 
terminals. The correlation controller will be discussed in the next chapter. The Simulink block 
diagram for this example is shown in Figure 29. 
The ac input voltage is 170 Vo-p at 60Hz, and the load power of the inverter is 848 W. 
The series resistance of the input filter to the buffer is 0.1 Q, and the series inductance is 20 mH. 
The additional filter load is composed of a 10 Q resistance and a 10 mH inductance. The load 
consumes 126.1 Wand 475.3 var. For power factor correction at the source, the power buffer 
must supply 475.3 var. At t = 1 s the nominal input voltage makes a step change to 90% its 
initial value for a duration of0.5 s as shown in Figure 30. The holding time of the power buffer 
is set to 0.4 s. This decrease in capacitor voltage while sustaining the load is shown in Figure 30 
as well. 
The equivalent input resistance and reactance for the power buffer are displayed in Figure 
31. Both are held constant for 0.4 s after the onset of the voltage sag. Note that the as the 
equivalent input reactance becomes more negative, the input resistance must decrease to keep the 
real input power constant. A close-up of the equivalent input resistance and reactance is 
displayed in Figure 32. The input voltage sag occurs at t = 1.0 s and the PI controllers for the 
input resistance and reactance are latched at their current values. At t = 1.4 s, the PI controllers 
become active again. The initial jump in R;n after the controller comes back on-line is due to the 
proportional term in the PI controller. If needed, this step change can be reduced by decreasing 
the proportional term, or smoothed by adding a series filter to the controller. However, care 
must be used when doing this to avoid instability or a long settling time. The step in X;n is 
caused by a correlation controller being active all of the time. This controller can be made 
inactive during a transient if necessary. 
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Figure 28: Diagram for the complex power buffer example. 
reference :tpac:i:::lor=-----;:====:::.J 
YOIIege 
Figure 29: Simulink block diagram for the complex power buffer example. 
The input voltage recovers at t = 1.5 s. The complex power into the buffer using the 
steady-state impedance values from the figure is approximately 848 + j469 VA. This matches 
the inverter load, as it should. The complex power supplied to the additional RL filter is 126-
j475 VA. Therefore, the load consumes almost exactly the same reactive power that the buffer 
supplies. The ac source voltage and current are shown in Figure 33 for two different times while 
the correlation controller is making the power factor correction. The top plot shows the initial 
phase displacement the additional load creates, and the bottom is after the power buffer has 
compensated with reactive power to supply the load. 
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Figure 30: The ac input voltage and de-link voltage for the complex power buffer example. 
5.4 Summary 
It has been shown by experimentation and simulation that the power buffer constructed 
from conventional bridge inverters and PFC rectifiers is a useful tool in decoupling source and 
load dynamics. The PEBB methodology aids in the implementation and utilization of the power 
buffer by providing sensin~ of terminal quantities, networking capability, and a programmable 
interface. For plug-and-play operation of the power buffer, sensing the source voltages and 
currents is required. The other alternative is providing the buffer with source characteristics and 
using an estimator to obtain the input filter parameters. Networking capability under PBBBNET 
allows full use of the buffer's capability. On-line adjustment of response characteristics and· the 
ability for prioritized load shedding are possibilities. With advanced local control and a 
programmable interface, the power buffer switch bridge could be commanded to act as an 
inverter, PFC rectifier, or power buffer, depending on the needs of the user. 
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Figure 31: Equivalent input resistance and reactance for the complex power buffer 
example. 
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Figure 32: Close up of the power buffer input impedance during the fault. 
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APPENDIX A: POWER ELECTRONIC SYSTEM AVERAGING 
Power electronic components use switches to change the circuit topology of the systems 
in which they are imbedded. Ideally, switching is very fast to mitigate losses. If, in addition, the 
forward drop and on-state resistance of the switch is low, the resulting system efficiency will be 
high. For these reasons, among others, switching elements are preferable over analog solutions. 
The trade-off comes in the more difficult analysis associated with the switched systems. 
Averaging techniques have been very successful in dealing with this problem [43-45]. 
The classical averaging method applies to systems of the form 
.X= GF(t,x ), c << 1, x(t0 ) = x0 (188) 
This is essentially a perturbation problem in the parameter c. The average of the right-hand side 
of (188) is defined as 
1 T 
G(·)= lim- JF(s,.}ls 
T-+co T 
0 
Using the averaged value of(189), the system of(188) is reduced to 
Y = lG(y1 y(to)= Yo 
(189) 
(190) 
Note that the averaging process is over an infinite interval yielding a time-invariant system (190) 
from the time-varying system (188). This technique has been developed for and applied to a 
class of de-de converter configurations [43]. The accompanying restrictions on the size of the 
parameter c and the corresponding solution closeness results provided. 
Since the averaged model on the infinite interval is time-~nvariant, this technique is 
directly applicabl~ to converters where the control signal has no direct time dependence. Both 
open-loop converters with a constant duty ratio reference and converters with state feedback fall 
into this category. 
When attempting to generate the averaged models for inverter or PFC rectifier systems 
where the control signal has explicit time dependence, the generalized averaging process is used 
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[ 46]. The idea of generalized averaging is to approximate the waveform x(t) on the interval (t- T, 
t] to arbitrary accuracy by its Fourier series representation as follows 
00 
x(t-T-s) = L(x)k(t)~jkt»(t-T-s> (191) 
k=O 
where m= 2n/T, sE(O, T], and (x)k (t) are the complex Fourier coefficients. The Fourier 
coefficients are time-varying because the transform acts on a sliding window of time. For the 
inverter and PFC rectifier models, if the switching frequency is high compared to the load or ac 
mains frequency, the de component (x)0 (t) is a satisfactory approximation. 
The 0-index Fourier coefficient can be written in the time-domain as 
1 I 
x(t) =- fx(s)ds 
T t-T 
(192) 
which is exactly the well-known method of state-space averaging [30, 45, 46] and will be used 
here to create averaged models for control design. 
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Abstract- This paper introduces a system control concept 
for rectifier/inverter sets. The objective is to create a "power 
buffer" between a utility source and the inverter load to shield 
the distribution system against the adverse effects of nonlinear 
loading, and the load against transients from the distribution 
source. The power buffer interface temporarily modifies the 
effective loading seen by the distribution system to one that is 
linear, such as a constant resistance or current source. This 
provides stability improvement during utility system transients. 
During this time, the power mismatch between source and load 
is supplied by a capacitive or battery storage element. 
Simulation within in the MATLAB/SIMULlNK environment 
and experimental evaluation of a simple single-phase power 
buffer validate the concept. 
I. INTRODUCTION 
The presence of nonlinear loads within an electric utility 
distribution system or a de power distribution system presents 
difficulties in maintaining stability during transient 
disturbances [1,2]. This is especially true for constant power 
loads, for which the line current varies inversely with the line 
voltage [1,2]. As the power electronics content of the utility 
network grows, more and more loads draw constant power 
from the utility. Electric drives and other inverter 
applications act as constant power loads because a drive 
regulates load speed, and an inverter regulates its load 
voltage. In order to satisfy the energy balance between input 
and output, the drive or inverter must draw constant power 
from the utility. Conventional de supplies also act as 
constant power loads due to the regulation of their load 
voltage. The response of the constant power characteristic 
for each of these cases is dependent upon the response time 
of the application to a change in input voltage. 
Utility voltage transients can cause loads such as electric 
drives to shut down if the utility voltage feeding them falls 
too low. Changes in electric drive or converter load power 
are also reflected upon the distribution source as proportional 
changes in the source current. Due to negative incremental 
impedance presented to the utility by constant power loads, 
step load changes can create oscillation or potential stability 
problems. 
II. THE POWER BUFFER CONCEPT 
The present work proposes a power buffering control 
approach between the distribution network and a power 
electronic load with constant power behavior or other 
undesirable loading characteristic. The power buffer 
modifies the load characteristic seen by the distribution 
0-7803-5692-6/00/$10.00 (c) 2000 IEEE 973 
system to a linear one during line voltage transients. In 
addition to the improvement in supply system stability, the 
power buffer presents other advantages: it decouples the load 
from line voltage deviations and it allows simplification of 
analysis and control for short-tenn disturbances. Another 
advantage is that a power buffer can be implemented with 
existing rectifier/inverter technology. 
A. Power.factor correction and current magnitude control 
The ability of the power buffer to mimic a constant 
resistance load requires that the buffer input be power factor 
corrected (PFC) and have the ability to control the input 
current magnitude in proportion to the input voltage. The 
literature often refers to PFC supplies as having a resistive 
input because the input current and voltage arc in phase, but 
this statement can be misleading. In conventional PFC 
supplies the input resistance is adjusted dynamically to 
maintain the de bus voltage at the load [3,4] for disturbances 
slower than at least a few hundred hertz. Some of the current 
research seeks to speed up this bandwidth [5], which makes a 
PFC rectifier look like a constant power load even during 
short sub-cycle disturbances. In contrast, power buffer 
operation attempts to hold the input resistance truly constant 
temporarily during an input voltage transient. 
The power section of the buffer is an active rectifier 
connected to the utility via a series RL filter, as shown in Fig. 
l. The filter is designed to attenuate switching and all its 
harmonics, while passing the input line frequency. Let t2e 
input voltage phasor evaluated at the mains frequency be Vin 
and that of the rectifier-produced pulse-width-modulated 
(PWM) voltage be Vpwm . The input current phasor is /;n . 
The inductor reactance at the fundamental frequency is Xin 
and the total input resistance is Rim with R;n small in general. 
i;n R;n Lin 
~ A --y-y-y---
+ PFC c _l_ + + 
v. 
'JJwm Rectifier 'toad m T - - -
Fig. l . Single-phase power buffer. 
The complex power (neglectmg R;n) mto thts ctrcUit can be 
written as 
,.., - . ,-,2 - ,.., 
,.., -- - -I' v v /. 
_ I _ (Vin r pwm J = ._m __ . inr pwm 
sin- rinl;n- V;n x . J x . J x . . 
J m m m 
(1) 
If the phase of Vpwm with respect to the input voltage is l/Jpwm , 
then (1) can be written as 
- _ .lv;~~r lf;~~lv,K·ml r. _ .· _ ] 
sin - J ucos( ¢pwm) + sm( l/Jp,.·m) . (2) 
X;n X;, 
The condition for unity power factor at the input is obtained 
by requiring the reactive power in (2) to be zero, which in 
tum implies 
-1(. 'v;"' J l/Jpwm =-cos -,-
1 
(3) 
vpwm 
If the resistance Rill is large enough to affect the input 
impedance angle significantly then it must be included in (3). 
Power factor correction at the input only assures that the 
input voltage and current are in phase with one another. In 
order to make the input act resistive, the input current 
magnitude must be adjusted in proportion to the input 
voltage. The loop equation for the circuit in Fig. 1 yields 
(4) 
Given that the switching frequency is sufficiently high that 
only the mains component is of concern, the PWM voltage 
can be written as 
(5) 
where kt~ is the depth of modulation of the sinusoidal 
modulating function corresponding to V~nnn, and Vdc is the 
corresponding PWM de bus voltage. Substitution of (5) into 
(4) supports a solution for kd, and gives 
kd =,/2!v .. li,.(R,., + t·1 
VdcL¢""·m 
(6) 
Since kd is real, the magnitude of the right-hand side has been 
taken. The input power factor is unity, so ( 6) reduces to 
{:; ~v;~~l- R;~~l~~~lf + x;~~~~~r 
k, ='\JL. 
' vdc 
(7) 
The independent variable in (7) is the input current 
magnitude li:~~l· To make the power buffer emulate a 
constant current load, the input current magnitude is set to a 
constant. To make the input appear as a constant resistance, 
the simple substitution given in (8) is made, where R is the 
desired input resistance. 
IJ. I = IV;n I (8) m R 
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It is important to note that the above derivation explicitly 
calculates the necessary phase angle of Vp..-m to ensure that 
the power factor is exactly unity. Another approach is to 
·make the impedance angle of the input filter as small as 
possible and derive the PWM voltage directly from the 
rectified ac input [6] . This implies that the inductance used 
must be small, and makes the required switching frequency to 
operate in continuous conduction mode very high. The 
output filter capacitance must also be large enough to ensure 
that the output voltage does not change much over one 60 Hz 
cycle so the input current retains its sinusoidal shape [7]. The 
necessarily high switching frequency makes this approach 
unsuitable for high power applications. 
B. Single-phase power bujfer 
The single-phase power buffer is composed of an 
appropriately controlled PFC rectifier, an input filter, and an 
output storage element as in Fig. l. A capacitor is used tor 
energy storage in the figure. A battery could also be used for 
greater energy storage and uninterruptible power supply 
(UPS) capability. (In the rest of the paper, the tenn "power 
buffer" will refer to a constant resistance operating strategy 
unless specified otherwise.) During steady-state operation, 
the input resistance in (8) is adjusted slowly to maintain the 
load voltage in Fig. I at a reference value. When a change in 
the magnitude of V;, occurs, the resistance reference R is 
held constant for a time T:.·r· After this time, the storage 
capacitor' s voltage is restored over an extended interval by 
decreasing R slightly. Therefore, although the input 
resistance is held constant during transient periods, over an 
extended time frame the buffer still presents a constant power 
load to the utility. 
The length of time for which the buffer can sustain a 
constant resistance input depends on the magnitude of the 
change in V;, , the energy storage capacity, and the load 
value. Consider the case where the power buffer has been 
line connected a sufficiently long time that R ·has settled to 
the value that precisely matches the input power to the load 
power, i.e. the storage capacitor's voltage is constant. 
Further, let the input voltage experience a voltage magnitude 
step. Neglecting the source resistance, the sustaining time 
can be written as 
Me T~r (9) 
f1nad - V;,; / R ;n R.IO.I- P;, 
where Me is the change in the storage element's energy, P1oad 
is the buffer load power, Pi, is the buffer input power, and Vi11 
is the magnitude of the input voltage during the transient. 
The equivalent input resistance can be written as 
"% v -R - in 
- f>toad 
(10) 
where V;, is the nominal input voltage. Substitution of ( 1 0) 
into (9) yields 
1 C(2Vdc + 6Vt~c )6Vd.: Tcr = 2 ~oad (1 -V;:/~ 2 ) 
I V;n 
(11) 
where ~ic is the capacitor reference voltage, and .6Vdc is the 
maximum allowed change in the capacitor voltage. In a 
similar way, if a constant current buffer input is used, the 
sustaining time is given by 
Tee = 1 C(2Vdc + .6Vdc )6V.tc· 
2 ( V I ) Pt d l- in/ ,.. 
oa / ~~n 
( 12) 
Although, constant resistance is a better choice than constant 
current in most applications, the sustaining time for a 
constant current input is greater. The ratio of the sustaining 
times for constant current to constant resistance operation is 
v; / 1- ;/ r)2 T.:c 1 V;n (13) 
The sustaining times vs. the change in input voltage for the 
constant resistance and constant current cases are shown in 
Fig. 2 for a specific example. The nominal input voltage is 
170 V P·P• the storage capacitance is 0. 0 I F, the reference 
capacitor voltage is 200 V, and the load is 1 kW. The 
capacitor voltage is allowed a deviation of ±50 V during 
transients. Note that the constant current sustaining time is 
always greater than that for the constant resistance. In a 
utility system, the sustaining time would be set to a value 
significantly greater than the critical fault clearing time [8]. 
7 
6 
2 
Constant Resistance 
Constant Cunent 
0~~~==~~~~~~~~~ 
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A Vin (%) 
Fig. 2. Power buffer sustaining times vs. change in input voltage for constant 
resistance and constant current cases. 
C. Simulation of the single-phase power buffer 
Simulation of the single-phase power buffer was 
performed within the MATLAB/SIMULINK environment. 
The SIMULINK block diagram is shown in Fig. 3. The 
power buffer models implemented within SIMULINK are 
based on a complete bridge PWM module. Therefore the 
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Fig. 3. SLMULJNK block diagram for single-phase power buffer example. 
same block that is used for the PFC front-end is also used for 
a load as an inverter. The only difference between the 
rectifier and the inverter is the specific active control 
function. In this case, the rectifier modulation function is 
created from a signal generated from (3) and (7). The block 
contains components necessary for supply voltage 
disturbance detection and has latching capability to hold the 
reference resistance constant over a preset interval. This 
capability is disabled in the inverter block. The inverter is 
given a modulation function directly from a sinusoidal 
oscillator. The rectifier, input filter, and de-link blocks make 
up the power buffer. 
The parameters for a single-phase power buffer example 
are given in Table 1. The nominal input voltage 170 Vo-p· At 
5.0 s the input voltage is stepped to 90% of its nominal value, 
and restored at 5.5 s. Since the inverter regulates its load 
voltage, the load presented to the power buffer is of the 
constant power type. 
Table 1: Single-phase power buffer example. 
Parameter Value 
Nominal input voltage 170 Vo.n 
Time when input voltage is 5 s 
reduced to 90% 
Time when input voltage is 5.5 s 
restored 
Steady-state input resistance 17.04 n 
Load power 848.2 w 
Storage ca_pacitance 0.01 F 
Reference capacitor voltage 230 v 
~.Controller filter cutoff frequency 0.05 rad/s 
Controller proportional gain 0.002 
Controller integral gain 0.000001 
Controller derivative gain -0.003 
The simulated input voltage and current are displayed in 
Fig. 4 over an interval of 50 ms. The simulation results 
demonstrate that the converter does indeed produce a power 
factor corrected input. The input voltage and the input current 
for both the constant power and power buffered cases are 
shown in Fig. 5. Note that for the constant power case, the 
input current magnitude varies inversely with the input 
voltage magnitude, while for the buffered case, the input 
current magnitude is proportional to the input voltage 
1.005 1.01 1.015 1.02 1.025 1.03 1.035 1.04 1.045 1.05 
Time (s) 
Fig. 4. [nput voltage and ten times input current for the single-phase power 
butTer simulation example. 
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Fig. 5. Input voltage, and input current for constant power and resistive 
power buffered cases for the single-phase simulation example. 
magnitude. The input current and output storage capacitor 
voltage are shown in Fig. 6 over an extended time interval. 
The capacitor voltage is brought back to its reference value 
by a slight increase in the input current. However, this small 
increase is hardly distinguishable in the figure. The input 
resistance reference is shown in Fig. 7 over the extended 
interval. Note that the two plots have different vertical 
scales. The resistance seen from the line input changes by 
much less than 1 °/o throughout the transient and recovery, and 
the change is not detectable on the full scale bottom plot in 
Fig. 7. The upper plot confirms that the value of R does 
indeed vary in order to restore the output capacitor's energy. 
This example demonstrates that the power buffer can be 
utilized to present a resistive load to the distribution system 
during transients. As long as the buffer sustaining time is 
sufficiently long, the change in effective resistance seen at the 
line during recovery is negligible. The recovery time should 
be set based on the expected time between transient events. 
0-7803-5692-6/00/$10.00 (c) 2000 IEEE 976 
o~------'-----'-----'-----'----~ 
0 50 100 150 200 250 
Time {s) 
g_160 
8 0 50 100 150 200 250 
Time {s) 
Fig. 6. Input current and output storage capacitor 's voltage for th.e single-
phase power buffer simulation example. 
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Fig. 7. Input resistance for single-phase power buffer simulation example. 
(Note the difference in scales.) 
D. Three-phase power buffer 
The construction of a three-phase power buffer extends 
from that of the single-phase unit. The power factor 
correction and current control techniques are the same. The 
difference between the two is that three-phase converters are 
generally higher power. This requires that the switching 
frequency be lower, and results in a larger input filter 
inductance for continuous conduction mode operation [9]. 
Power fa_:tor correction is done by phase advancing the PWM 
voltage Vpwm for each leg of the rectifier. 
Ill. EXPERIMENTAL RESULTS 
A. Single-phase bt~ffer test circuit 
A single-phase power buffer was constructed using the 
boost configuration shown in Fig. 8. The power section is a 
conventional PFC converter. The PWM voltage is derived 
from the input voltage after rectification, and current control 
+ 
v. 
m 
Fig. 8. Single-phase power buffer circuit. 
is obtained by multiplication of the rectified ac input by a 
load voltage controller. However, in this case, the output 
capacitance is larger and the controller response is much 
slower than in a conventional circuit. ln addition, 
compensation is added to reduce the effect on the input 
cWTent due to the change in output voltage. 
The input voltage (top) and current (bottom) for the 
converter are shown in Fig. 9. The current distortion at the 
zero-crossings is due to discontinuous current mode and is a 
direct result of the finite voltage gain of the converter. The 
ac input voltage is 17 V nns boosted to 38 Vat the output. 
8511V 
'! 
trlt'~ A 
-1511V L 
-7 .i&lls 211S/d1V 12.8411S 
Fig. 9. PFC rectifier input voltage (top) and current (bottom) after front-end 
rectifier. 
B. Example: robust protection 
As a first example, the converter ·is fused at 1 A and the 
converter is loaded near this rated value. A step in the input 
voltage from 17 v nns to 13 v mlS is then made to simulate a 
voltage dip caused by an external fault. The input current for 
a conventional PFC converter acting as a constant power load 
is shown in Fig. 10. After approximately 0. 7 s, the fuse 
opens, resulting in the loss of the PFC converter and load. 
The power buffered case is shown in Fig. II for the same 
loading and change in input voltage. In this case, the fuse 
holds for approximately 18 s. For a real system, this implies 
a substantial increase in the time available for fault 
correction. For this particular example, a factor of twenty is 
gained in the time to handle a fault safely. 
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'Fig. 10. PFC rectifier input current during a step change in input voltaae. 
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Fig. 11. Power buffer input current after a step change in input voltage. 
For a second example, the PFC converter is loaded as in 
the first example. Now a significant step change in load is 
made, simulating perhaps a stalled machine. The input 
currents for the conventional PFC converter (CP) and the 
power buffer (PB) are shown in Fig. 12. The conventional 
converter demands additional load power from the ac source 
almost immediately, and the fuse opens after approximately 
1.3 s. On the other hand, the fused power buffer opens after 
approximately 7.6 s. This represents a five-fold increase in 
the time to take corrective action against overloading. 
C. Distributed pm·ver load switching 
As a final example, the conventional PFC converter and 
power buffer deliver power to a buck converter and a separate 
load. This might represent a typical multi-converter 
BIIV 
211V 
/d1V 
!not! 
trll'lf 
-1211V 
-BOIU 
PB 
is/div 9.928 
Fig. 12. Input current for conventional P"FC and power buffer for a step 
change in load. 
211V 
/div 
trll'll 
-a.v 
-18118 
CP 
PB 
200111/dtv 1.984S 
Fig. 13. Input current tr.msit..'Ilt for front-end single-phase power buffer and 
conventional boost converter. The tr.tccs are separated vertically for clarity. 
distributed power arrangement. The buck converter has very 
fast control action, and it is desired to see the impact of a step 
load change on the input current of the. PFC converter and 
power buffer. The input currents for the PFC converter (CP) 
and power buffer (PB) are shown in Fig. 13. The input 
current of the PFC converter rises rapidly when a step change 
is made in the secondary converter's load. About 25% line 
current overshoot is apparent. The input current for the 
power buffer makes a slow transition from the initial to the 
new load current, as if the dynamic impedance of the 
secondary converter were considerably higher than in the 
conventional case. 
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IV. CONCLUSION 
The power buffer concept offers a means by which a 
distribution system can be decoupled from loads that have 
undesirable characteristics such as constant power. This is 
accomplished by controlling an active rectifier to present true 
resistive loading to the utility during voltage transients. The 
power buffer can give extra time for corrective action during 
a fault by slowing the rise in load current presented to the 
utility. This was demonstrated experimentally. 
The buffer can shield the source from changes in the end-
use load. Any fast load dynamics are effectively filtered by 
the buffer, but without compromising the fast dynamic 
response of the load-side converter that supplies the end-use 
application. An additional benefit is that the bufter can 
provide extra time for fault correction before imposing a 
faulted load's current on the utility. This was also 
demonstrated experimentally. 
Conventional PFC rectifiers can be made to approximate 
power buffering converters by slowing their response time 
and providing more energy storage in the form of a larger 
output filter capacitor or battery. Conventional PWM 
inverters can also be made to act as power buffers. However, 
the control is more complex. It involves knowledge of the 
input filter impedance angle and requires controlled phase 
advance of the inverter line voltages. 
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Abstract 
Negative incremental impedance of regulated 
converter loads can cause stability problems in 
distributed de power systems. Since the load-side 
converters usually contain energy storage elements, it is 
possible to avoid instability through transient control of 
the load-side converter input impedance. In this paper, 
bus~ide stability is used as a control constraint. It is 
shown that load-side converter control-loop gain can be 
modified to improve stability characteristics, or even 
actively _ controlled to meet given impedance 
specifications. 
I. Introduction 
Distributed de power systems are long-
established in telecommunications power applications. 
In the future, many other applications, such as 
automobile power configurations, will be designed as 
distributed de power systems. A typical architecture 
uses a main supply unit to support the primary de bus 
and many local de-de converters to deliver power to -
individual modules or loads. It is well known that de 
distribution systems that supply regulated de-de 
converters can have stability problems due to the 
negative incremental input impedance associated with 
the inputs of these converters [1-6]. Although there has 
been much work on providing solutions to the stability 
problem [1-6], the most common . approach is to add 
resistance to the input filter to lower its quality factor 
and cancel the negative resistance supplied by the 
converter load [I ,2). This can be done by either 
explicitly adding resistance or by adding a large input 
shunt capacitor that not only changes the fequency 
characteristics of the system, but also adds positive 
resistance via the equivalent series resistor (ESR) 
associated with the capacitor. 
Similar concerns arise in ac power systems. If 
local loads have regulated constant-power behavior (as 
is the case for almost any power electronic inverter or 
regulated supply), stability problems can arise during 
line-side transients. The "power buffer" [7] is a power 
electronic device that decouples the dynamics of a 
supply source and those of a nonlinear load for utility 
applications. In an ac system, a power buffer uses an 
active power-factor-corrected (PFC) rectifier front-end, 
followed by a conventional inverter. The rectifier is 
controlled long-tenn to draw the correct current from 
the line to support the inverter. During line transients, a 
power buffer acts to hold the effective input resistance 
or impedance constant, while any energy shortfall is 
supported by the bus capacitor or energy storage 
element. After the transient is over, the rectifier 
gradually restores energy to the bus. In this manner, a 
power buffer enforces transient line-side dynamics that 
will not cause stability problems, while acting over a 
long time interval to supply the energy needed by the 
load. In effect, the approach stretches line transients to 
minimize the possibility of instability. 
In a distributed de system, power buffering can 
be simplified, since there is no front-end rectifier stage 
in most topologies of local de-de converters. There are 
two methods by which a power buffer can be used to 
enhance stability in a distributed de system. The first is 
to actively control the power buffer to present positive 
impedance to the source during transients. The second 
is to reduce the control-loop gain of a conventional 
converter, thus lowering its control bandwidth, and 
reducing the range of frequencies over which it exhibits 
a negative impedance characteristic. 
A simple system that uses a de power buffer is 
shown in Figure I. A de-de converter and an energy 
storage element, in this case a capacitor, comprise the 
power buffer. The ultimate load itself is to be supplied 
with regulated power, and from the system perspective 
acts as having a constant power characteristic. The 
power buffer slows the response time seen at the line 
side to produce a local dynamic characteristic that is 
less likely to produce instability. 
v. 
In 
Power Buffer 
~-----------~ . iload 
De-De 
Converter 
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Figure 1: De system configured as a power buffer. 
II. How the Converter Loop Gain Affects Overall 
Stability 
The negative incremental input resistance of a 
given converter is intimately related to its output voltage 
control-loop gain, or equivalently, to the converter's 
control bandwidth. For the purpose of transient 
response, each converter connected to a supply appears 
as a constant power load if the converter's output 
voltage is regulated and it supplies a constant or slowly 
varying load. 
The circuit diagram for the ideal, or lossless, 
boost converter is shown in Figure 2. Consider such a 
converter that operates with output voltage regulation, 
using a proportional-integral (PI) controller that adjusts 
the duty ratio of the switch q 1 based on the output 
voltage error. (The duty ratio would be bounded to 
avoid large-signal instability.) The averaged state 
equations for the boost converter with resistive load are 
[8,9] 
L dl(t) = V:n (t)- (1- d(t)) Vc (1) 
dt 
c dv (t) = (1- d(t))i (t)- v,(t) 
dt L R 
(1) 
where the overbar indicates a moving time -average, and 
d(t) is the duty ratio associated with switching function 
q 1 (t). The state equations are nonlinear due to the 
multiplicative terms involving the state variables and 
d(t). In order to use classical stability tools of linear 
system theory, the equations must be linearized as 
follows [10,11]: 
L d~t(t) = V,. (t)- (1- D0 )V, (t) + J (t)V, 0 
(2) 
C dvc (t) = (1- D )t - d(t)I - vc (t) 
dt 0 L LO R 
where the tildes indicate first order perturbations in the 
variables, and the subscript 0 is used to denote the 
nominal operating point around which the linearization 
is performed. 
· L q2 v,.L~J /cf 
Figure 2: Ideal boost converter circuit diagram. 
From Laplace transforms of (2), the following 
is obtained: 
(3) 
sCVc(s) = (1- D0 )1 L(s)- D(s)l Lo- Vc (s~ 
The PI controller for output voltage regulation can be 
written as 
k s+k. 
D(s)= P 1 V: (s) (4) 
s 
The impedance at the input of the converter is found 
from (1) and (2), and yields the following transfer 
function: 
Z (s)= ~,(s) 
c lin (s) (5) 
where D2 = 1 - Do. 
The source, input filter; and line impedance can 
be modeled by an LRC circuit as shown in Fig. 3 [1-3]. 
Ls 
vdc 
Figure 3: Equivalent circuit of distribution source. 
The impedance looking into the source is given by 
+ 
v 
s 
Z (s) = Vs(s) = Lss + Rs (6) 
s ls(s) LsCss 2 +RsCss+l 
The stability properties of the source and converter load 
can be determined by the parallel combination of their 
respective impedances as given by 
Z (s)= Z 111 (s) = Zc(s)Zs(s) 
1 Ztd(s) Zc(s)+Zs(s) 
(7) 
If the denominator of the resulting transfer function Z1(s) 
has right-half-plane (RHP) poles or poles on the jro-axis, 
the overall system is unstable. Let the gains of the PI 
controller be defined as kp= k1c and k;=k2c where k1 
and k2 are constant. By varying c, a root locus for (7) 
can be generated to evaluate the stability based on the 
converter's response time at a given operating point. 
The parameters used for the root locus 
generation, and for the simulations presented shortly, 
are listed in Table I. The root locus obtained by 
varying c from 50 to 20xl<f with k;=kp=1x10-6 is shown 
in Figure 4. Three of the poles belonging to the 
combined input and converter impedance remain stable 
over a very wide range of gains, but as c, or the 
converter bandwidth, is increased, two of the poles 
initially at -41.91±700 move toward the RHP. Their 
real parts go to zero when c=0.0083 ; with c greater than 
this threshold value, the poles cross into the RHP, 
resulting in instability. The reason for this transition to 
instability is that as c increases, the negative resistance 
looking into the converter increases. Once its 
magnitude equals or exceeds that of the source's 
positive resistance, instability results. 
Table I : Parameters used for root locus and simulation. 
Parameter Value 
Source voltage ( Vdc) 100 v 
Input inductance (Ls) 10 JlH 
Input resistance (Rs) 0.03Q 
Input shunt capacitance ( Cs) 10 JlF 
Converter inductance (L) O.SmH 
Converteroutputcapacrtance(C) 0.001 F 
Converter load resistance (R) 40Q 
Reference output voltage 200 v 
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Figure 4: Root locus of the combined input and 
converter impedance as c is varied. 
Figure 5 shows the root loci for several values 
of output capacitance Cas the multiplier c is varied. No 
matter what the output capacitance value is, as c 
increases, two of the poles move to the right. However, 
as the output capacitance is increased, the overall root 
3Dlr---r----r---...----..---- ..------. 
100J .. ; ... .. . .... ;.. .. ..... . . ... ....... .... ...... : ·· ··· " '" " ''· ....... . ... . .. 
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Figure 5: Root loci for the combined source and 
converter impedance with as c is varied for three values 
of output capacitance. 
locus moves to the left, requiring c to be larger to cause 
instability. 
Simulation of the system using the simulation 
package described in [12] will be performed with 
converter loop gain values of k;=kp=O.OOS, k;=kp=O.OI , 
and k;=kp=0.02. The parameters used for simulation are 
listed in Table I. With k;=kp=O.OOS, the system is stable 
and the resulting source voltage and converter output 
voltage are shown in Figs. 6 and 7, respectively. The 
linearized analysis demonstrated that the instability 
boundary was at k;=kp=0.0083. Figs. 6 and 7 (middle 
plot) show that as the controller gains are increased to 
0.01 , the system becomes unstable. They also show that 
the system fails even faster for gains of0.02. 
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Figure 6: Simulation results for the source voltage of 
the voltage regulated boost converter. Converter loop 
gain increases from top to bottom. 
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Figure 7: Simulation results for the output voltage of 
the voltage regulated boost converter. Converter loop 
gain increases from top to bottom. 
III. Discussion 
The analysis provided here shows that the 
instability problem resulting from the negative input 
impedance of de-de converters within a de distribution 
system can be alleviated through the use of increased 
output storage and reduced control loop gain of the 
converters. Reducing the loop gain of the converters 
reduces their incremental input impedance. If the 
magnitude of this negative incremental impedance is 
smaller than the positive impedance of the source, then 
the system will be stable. In addition, this method 
removes the need to increase the source resistance, 
resulting in increased efficiency. 
If the load-side capacitor in Fig. I is large 
enough to deliver load energy for a short interval, there 
is an alternative to reduced loop gain. The power buffer 
can also be programmed to temporarily present the 
source with a user-defined positive impedance during 
transients. The principle is as follows: when a line-side 
transient is detected, the converter control strategy is 
changed to an input-current-based approach. The 
average input current can be held constant, or can be 
controlled to follow V;niReq, where Req is an equivalent 
input resistance that reflects the pre-transient current. 
As in [7], the load-side capacitor must make up the 
energy difference over the short run. Over the long run, 
the value of Req is altered slightly to allow the capacitor 
to recover. Since the change in Req is small and gradual, 
there is no small-signal negative incremental impedance 
effect. Of course, the equiavelent resistance must be 
consistent with energy conservation for delivery of 
power to the load. Transient control will not correct 
fundamental problems with an undersized system. It 
does, however, support short-term transients such as 
filter inrush currents or motor starts. In a sense, the 
load-side capacitors are allowed to serve as a distributed 
energy storage systems that augments the storage on the 
primary de bus. 
The controlled-resistance approach is 
especially useful for multi-stage converters, since load 
regulation need not be directly related to the load-side 
capacitor. This control method, in effect, can make the 
input impedance of the converter appear to be positive -
with any desired value- over short intervals. 
IV. Conclusion 
The transient control methods of a power 
buffer can be used to enhance stability of distributed de 
power systems. Since input impedance is a function of 
control-loop gain, the load-side de-de converters are less 
likely to cause instability at the bus when gain is 
reduced. Alternatively, power buffering can be used for 
direct control of the input resistance, and hold it to 
almost any desired value during short-term primary bus 
transients. 
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Abstract-The increase in the use of power electronic devices and 
the advent of dispersed generation in today's utility systems 
make power factor correction and reactive power control in 
general increasingly desirable. This paper introduces 
correlation techniques that are shown to be valuable with regard 
to power factor correction. The correlation control method 
requires no explicit parameter knowledge and only makes use of 
terminal voltage and current measurements. This control 
method is applied to the resonant converter, static-var-
compensator and the power buffer with reactive control. 
I. INTRODUCTION 
Power factor correction encompasses both the extensive 
present work on sinusoidal rectifier input current and 
traditional concerns about reactive power compensation. 
Power electronics is playing a growing role in utility 
distribution networks [1,2]. Dispersed power generation [3] 
is an important topic of current interest, and it is anticipated 
that switching conversion interfaces will be common in 
dispersed systems. Both high power quality and reactive 
power control will be necessary in these applications. One 
key challenge is to provide local controls on the power 
electronics that will meet system-wide needs. This paper 
discusses several local techniques for reactive power control 
of general loads, suitable for dispersed energy supply 
networks. These techniques make use of correlation control 
methods [4-6] to adjust local reactive power. 
Correlation is an effective, practical approach to solve 
minimization or maximization problems. It can be used to 
drive a system to a zero reactive power point, for example. In 
power electronic converters, the ripple of the associated 
voltages and currents can be correlated for optimization. In 
this paper, line-frequency voltages and currents are used for 
correlation control of reactive power. 
Three specific examples are given here. The frrst is the use 
of a correlation method for reactive power control with 
resonant inverter loads. The second is the active local control 
of a static-var-compensator (SVC) for reactive compensation 
of a general load. Both of these methods involve the use of 
correlation of the load voltage and current for use as a control 
signal. For the resonant inverter, the control signal adjusts 
the inverter frequency. With the SVC, the derived control 
signal continually adjusts the delay angle of an SCR set. The 
third application involves the use of a power buffer as 
described in [6, 7]. A power buffer enhances the operation 
and transient stability of a dispersed utility system by 
buffering between a constant-power (or other nonlinear) 
inverter-fed load and the utility grid. Here, reactive power 
control is added to the control capabilities of a power buffer. 
This paper presents the design principles underlying the 
operation of each of the above reactive power control 
approaches. Simulation results are presented in the first and 
last cases, and experimental results are provided for the 
resonant inverter and the SVC. Simulation of the systems is 
performed in the Matlab/Simulink environment using the 
power electronics toolbox described in [8]. 
II. RESONANT INVERTER OPTIMIZATION 
Resonant inverters are typically square-wave inverters, 
either half- or full-bridge, that have some type of resonant 
load filter. The most common type of resonant inverter 
utilizes a series LC filter at the load. As the name implies, the 
objective is to make the switching frequency of the inverter 
equal to the resonant frequency of the load filter. Due to 
component tolerances and aging, the inverter switching 
frequency should not be fixed, but rather should be adaptively 
adjusted to maintain optimal performance. 
The resonant inverter considered here is based on a simple 
half-wave square-wave inverter with a series RLC load as 
depicted in Fig. 1. A parallel resonant load could have been 
just as well used, the only difference being how the load 
voltage and current are measured. The switches q1 and q2 of 
Fig. 1 are shown to be bipolar transistors, but could also be 
MOSFETs or other . type of solid-state switch. This 
configuration is often used in induction heating applications 
and ultrasonic applications [9]. The control objective is to 
adjust the frequency of the inverter under both parameter and 
load variation so as exactly to match the resonant frequency 
of the load filter. At resonance, the load voltage and current 
will be in phase because the impedance of the series LC 
combination will go to near zero. Harmonics of frequencies 
different from the resonant frequency of the LC filter will be 
attenuated, resulting in a near sinusoidal load current with 
square-wave voltage excitation. This fact can be observed 
from the following load equation: 
IL(s)= Vs(s) (1) 
sL+ Ysc+R 
1.,0..1 
where s is the Laplace operator. The denominator of (1) 
becomes R when the load excitation frequency is given by 
1 
OJ= JLC (2) 
Since the load voltage and current are in phase at 
resonance, the load voltage and current derivative will be 90° 
out of phase with one another. The load current derivative 
can be obtained with differentiation via the inductor voltage 
using the relation vL = L diJdt. Consider the following 
control law for the inverter frequency 
t 
finv = k J [sgn(v s )sgn(v L)] dt (3) 
0 
This is akin to the mixer and low-pass-filter operation within 
a phase-locked-loop [10]. A similar methodology has been 
used for optimization by means of ripple correlation control 
in switching power converters [11]. If the frequency is above 
resonance, the integrand will be negative due to a lagging 
current. Below resonance, the current will be leading, 
resulting in a positive integrand. At resonance, the signals 
sgn(vs) and sgn(vL) of (3) are orthogonal and the time-average 
of the integrand is zero, resulting in no net change in the 
inverter frequency. Therefore, this control law will move the 
inverter frequency to resonance. No circuit parameters need 
to be explicitly known for the controller to function. If the 
circuit contains components that result in a spectrum that is 
not unimodal, then the frequency range will have to be 
truncated to include only the desired optimum. This is 
because the correlation control locks into a local optimum. 
Simulation of the correlation controlled resonant converter 
will now be considered. The load filter is chosen with 
parameters L and C such that the resonant frequency is 60 Hz. 
The inverter load voltage and current during lock-in of the 
controller are shown in Fig. 2 where, in the top plot the 
frequency is much too low, in the second plot the frequency is 
closer, and the bottom plot shows resonance. The correlation 
error (bottom plot) and its integral (top plot) are displayed in 
Fig. 3 during lock-in of the controller. The integrated 
correlation error is used as frequency command to the 
inverter. 
Typical experimental waveforms for the inverter are shown 
in Fig. 4. The top plot shows the load current with inverter 
frequency above resonance, the middle plot is at resonance, 
and the bottom plot is below resonance. The integrand of (3) 
and the control voltage of the voltage-controlled-oscillator 
(VCO) from which the inverter excitation is obtained are 
shown in Fig. 5. As the inverter frequency gets closer to the 
optimum, the correlation error decreases accordingly. Note 
the similarity between the experimental results shown in Fig. 
5 and the simulation results shown in Fig. 3. An XOR gate is 
used for correlation. The XOR input logic signals 
corresponding to the load and inductor voltages are shown in 
Fig. 6. They are orthogonal as expected. 
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Fig. 1 Circuit diagram for the resonant inverter. 
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Fig. 2 Simulation of the correlation controlled resonant inverter. The thre· 
plots from top to bottom show the controller gaining a lock. 
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Fig. 3 Frequency lock-in of the correlation controlled resonant converter. 
The top plot is the inverter frequency, and the bottom plot is the correlatio 
error. 
The quality of the current sinusoid obtained is depende 
upon the quality factor Q of the series RLC load. The highl 
the load resistance, the lower the Q, and the more distorted 
the resulting load current sinusoid at resonance. 
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Fig. 4 Inverter current waveforms: (top) inverter frequency above resonance, 
(center) inverter frequency at resonance, (bottom) frequency below 
resonance. 
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Fig. 5 Resonant inverter VCO voltage and correlation error. 
Fig. 6 Load voltage and inductor voltage (logic signals) at resonance. 
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Ill. LOAD PFC BY ACTIVE STATIC V AR COMPENSATION 
This section details the use of correlation control to 
actively control a SVC for load power factor correction. The 
SVC acts a variable controllable shunt reactance [ 12] . The 
power stage for the SVC is shown in F~g . 7 where it shunts an 
RL load. The triac represents a set of reverse-parallel SCRs 
in this single-phase equivalent circuit. In the actual circuit, a 
small inductance is added in series with the triac to alleviate 
large current spikes at turn-on. The object of the control is to 
adjust the firing angle of the triac to produce a specific 
reactive power flow from the input source despite the RL 
load. For ideal (zero) reactive power, the controller for this 
circuit works much in the same way as the resonant inverter 
controller above. When the source has unity power factor its 
voltage and current will be directly in phase. As above, the 
source voltage and current derivative (or vice-versa) will be 
orthogonal to each other. Here, the derivative must be 
explicitly taken, and then the control law of (3) implemented. 
The source voltage and current waveforms with the SVC 
enabled are shown in Fig. 8. The current is at its minimum 
and in phase with the voltage. 
The load voltage and current time-derivative at the 
optimum are shown in Fig. 9. Note that this is after the sgn(·) 
function has been applied to them. The figure shows 
explicitly that the two waveforms are orthogonal, as expected. 
Correlation 
controller 
L 
Fig. 7 Diagram for the active SVC. 
IV. THE COMPLEX POWER BUFFER 
R 
The power buffer given in [7] is presented here with the 
additional capability of reactive power control. This power 
buffer is built from a full-bridge PWM rectifier with nonlinear 
control capable of making the equivalent input impedance 
look linear over short time intervals. Of course, the energy 
balance between the input and the ultimate load must be met, 
but there is a buffer time during which mismatch energy can 
be taken from the bus storage element. Several different types 
of storage elements can be used; in this case, a large output 
capacitance is used. In normal operation, the real part of the 
equivalent input impedance is continually adjusted to 
maintain fixed output capacitor voltage. The reactive 
component can be changed almost arbitrarily so long as the 
output voltage, the voltage across the storage element, has 
sufficient headroom and the current ratings of the rectifier 
components are large enough. During an input voltage 
transient, the input impedance is held constant for a time, 
allowing the source to- recover without having to deal with a 
constant power or other nonlinear load. Essentially, the 
buffer dynamically decouples the load from source. This is 
explained more thoroughly in [7]. 
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-<>.08 .______. _ __.__....J..... _ _.__ _ _.___..____,_........~.. _ __.__...J 
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Fig. 8 Source voltage and current waveforms for the SVC PFC example. 
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Fig. 9 Load voltage and current (after sgn(-) has been applied) at the 
optimum. 
The power buffer can be modeled as a PWM rectifier 
following a series RL filter, very similar to a conventional 
PFC rectifier. The input filter of the buffer is shown in Fig. 
10 where the phase quantities are evaluated at line frequency 
and all switching harmonics are assumed sufficiently filtered 
as to be negligible. V:n is the ac input voltage, and vpwm is 
the voltage at the bridge input terminals. The phase of Vpwm 
can be adjusted by changing the phase of the inverter 
modulation signal with respect to the ac input voltage. Its 
magnitude is controlled through changing the depth of 
modulation of the inverter modulation signal. 
JXs 
~wm 
Fig. 10 Circuit diagram for input filter of power buffer. 
The complex input power to the filter is given by 
1
- 12 v - -s. =V. T *=-i" __ vinvin * 
'"'"'" Z* Z* s s 
(4) 
where Zs = Rs + jX s is the input filter impedance. 
Multiplying on top and bottom by the filter impedance yields 
- IV;" I ( . "- - ) Sin=~ Rs + JX s !'.Yin- Vpwm * (5) jzinl 
Splitting Vpwm into its real and imaginary components allows 
(5) to be rewritten as 
s, = l;i' zJ, -IV,.ml(cos<-~~,.m>+ jsin<-¢,.m>l] (6) 
where the PWM voltage Vpwm is defined by 
vpwm = jvpwm j(cos ¢ pwm + j sin¢ pwm) (7) 
Expanding (6) and rearranging yields expressions for the real 
input power to the buffer Ps and the reactive power Qs: 
P, = 
1
;i' ~. V, -f,.mi(R, cos(-¢,.m) +X, sin(-¢,.m>)] (8) 
Q, = 
1
;i' [x, V,., -IV,.m i(R, sin(--¢ p•m) + X, cos(-¢ p•m) )] 
(9) 
Therefore, the power buffer can be modeled as a complex 
power load to the ac input source whose real and reactive 
power components are given by (8) and (9). 
Now, what we are looking for is a way to define a complex 
impedance as seen looking into the power buffer input 
terminals. Call this impedance Z. = R. + ]"X . . The real In In In 
and reactive power into this impedance would be 
IV;n 1
2 
P;n =-
1
- .
1
2 Rin (10) 
z'" 
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and 475.3 VAR. For PFC, the buffer must supply this 
( 11 ) reactive power consumed by the additional load. 
Define the two real voltages 
Vx = lvpwm I cos(-¢ pwm) = Re(vpwm) 
V Y = lvpwm I sin(-¢ pwm) = Im(vpwm) (12) 
The variables Yx and Vy will now be solved for using the two 
equivalent circuits for the power buffer, that is, the power 
buffer represented by a complex power sink, and the power 
buffer represented by a complex impedance. Essentially, this 
means finding Yx and Vy such that P5+jQ5 is the complex 
power drawn by the load impedance zin if it were connected 
to the ac input source. Equating (8) and (9) with ( 1 0) and 
(11), respectively, and substituting (12) into the result yields 
R;n lzsl 2 
R--....:....._~ 
s 1-· 12 ztn 
X;nlzsl 2 
X---'---'--
s 1-· 12 ztn 
(13) 
Premultiplying by the inverse of the matrix on the left-hand 
side of (13) gives expressions for Yx and Vy as follows: 
V = V. [1 + lzsl
2 
X;nXs- RinRs] 
X In 1-12 R2-X2 zin s s 
(14) 
1-12 V =V. Zs RmXs -RsXm 
Y m ,-.,2 R2 _X 2 zm s s 
(15) 
The magnitude and phase of the PWM voltage Vpwm are now 
solved as 
lvpwm I = ~Vx2 + V y2 (16) 
¢ =-tan -· -l(vy J pwm Vx (17) 
A simulation example of the complex power buffer 
operation will now be considered. In this case, the buffer is 
used to shield the source from a constant power load, and in 
addition, the reactive power control is used to power factor 
correct the combined load. The setup with the power buffer 
and a parallel RL load is shown in Fig. 11. For this 
simulation, the source voltage and frequency are 170 V O-p and 
60 Hz, respectively. The final load after the buffer is a 
voltage regulated inverter that draws a constant power of 
848 W. The input filter for the buffer has a series resistance 
of 0.1 Q and a series inductance of 20 rnH. The additional 
RL load is composed of a series resistance and inductance of 
10 Q and 10 rnH, respectively. This load consumes 126.1 W 
L _ _P~e~~f~ ____ _j 
i2 
Fig. 11 Complex power buffer using correlation control. 
The source voltage magnitude and the de-link capacitor 
voltage are displayed in Fig. 12. At t = 1 s, the input voltage 
falls to 90% of its nominal value and recovers 0.2 s later. 
During the sag in input voltage, the load is sustained by the 
buffer output capacitance. As a consequence, the capacitor 
voltage falls as shown in Fig. 12. A subsequent recovery of 
the output voltage is made by properly adjusting the 
equivalent input resistance of the buffer after line recovery. 
The equivalent input resistance and reactance for the buffer 
are shown in Fig. 13. During the transient, both are held 
constant for 0.4 s as shown in Fig. 14. This temporarily 
shields the ac input supply from any nonlinear characteristics 
of the load. The reactive impedance shown in the bottom plot 
of Fig. 13 is the output from the correlation controller, as 
described above. The controller is used to adjust the 
equivalent input reactance of the buffer to power factor 
correct the load. The complex input power of the buffer 
using the impedance values from Fig. 13 is approximately 
848 + j469 VA. . This reactive power almost exactly 
compensates the additional load. Shown in Fig. 15 are the 
source voltage and current before the correlation controller is 
enabled (top plot) and afterward (bottom plot). After the 
controller has been enabled and allowed to settle, the source 
voltage and current are directly in phase with one another. 
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Fig. 12 AC input voltage magnitude and de-link voltage for complex power 
buffer example. 
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Fig. 13 Equivalent input resistance and reactance for the complex power 
buffer. 
Note that the complex power buffer behaves similarly to a 
line-connected synchronous generator. The real power 
provided by the generator is adjusted by changing the torque 
applied. With the power buffer, the real power can be 
adjusted by changing the phase of Vpwm. The reactive power 
provided by the generator can be changed by changing the 
machine's field current. The change in reactive power is a 
result of the machine's internal voltage magnitude being 
altered. The same is true of the power buffer: the reactive 
power supplied or absorbed the buffer can be altered by 
changing the magnitude of Vpwm . Although these two 
controls are not completely independent, they are similar to 
the methods used in synchronous generation. 
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Fig. 14 Close-up of the power buffer input impedance when the input 
voltage transient occurs. 
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Fig. 15 Source voltage and current before and after PFC by power buffer. 
V. CONCLUSION 
This paper has shown several techniques for power factor 
correction using correlation methods. These techniques 
complement the use of ripple correlation control in power 
electronic applications. Instead of using ripple correlation 
control to optimize essentially de systems using ac ripple, 
here optimization of ac systems is performed using the phase 
correlation between the sinusoidal signals of these ac systems. 
The complex power buffer represents a superset of the 
power buffer discussed in [7]. It possesses not only all of the 
load-source decoupling capabilities of the original power 
buffer, but is also capable of reactive power control. In the 
example of this paper, the complex power buffer was used for 
load decoupling and for combined load power factor 
correction. 
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